Open Map

LRZ Kursraum 1 (H.U.002) Boltzmannstr. 1z 85748 Garching b. München Germany

Date: 20 May 2019 to 22 May 2019
Location: Garching b. München Germany

HPC code optimisation workshop @ LRZ

Dates: from 20 May 2019 to 22 May 2019

Venue: LRZ Kursraum 1 (H.U.002)
Boltzmannstr. 1z
85748 Garching b. München

In the ever-growing complexity of computer architectures, code optimization has become the main route to keep pace with hardware advancements and effectively make use of current and upcoming High-Performance Computing systems.

Have you ever asked yourself:

  • Where does the performance of my application lay?
  • What is the maximum speed-up achievable on the architecture I am using?
  • Is my implementation matching the HPC objectives?

In this workshop, we will answer these questions and provide a unique opportunity to learn techniques, methods and solutions on how to improve code, how to enable the new hardware features and how to use the roofline model to visualize the potential benefits of an optimization process.

We will begin with a description of the latest microprocessor architectures and how the developers can efficiently use modern HPC hardware, in particular, the vector units via SIMD programming and AVX-512optimization and the memory hierarchy.

The attendees are then conducted along the optimization process by means of hands-on exercises and learn how to enable vectorization using simple pragmas and more effective techniques, like changing data layout and alignment.

The work is guided by the hints from the Intel® compiler reports and using Intel® Advisor.

NEW: this year the workshop will consist of three days. We will dedicate most of the third day to the Intel Math Kernel Library (MKL), in order to show how to gain performance through the use of libraries.

We provide also an N-body code, to support the described optimization solutions with practical hands-on.

The course is a PRACE training event.

Learning Goals

Through a sequence of simple, guided examples of code modernization, the attendees will develop awareness on features of multi and many-core architecture which are crucial for writing modern, portable and efficient applications.

A special focus will be dedicated to scalar and vector optimizations for the latest Intel® Xeon® Scalable processor, code-named Skylake, utilized in the SuperMUC-NG machine at LRZ. The tutorial will have presentations and demo session.

The workshop interleaves frontal and practical sessions. Further details will be provided later.

For more info and registration please visit the event webpage